		2100101	CLIDE	ATTY. DOCKET NO. 9797-0022-999		SERIAL NO. 09/353,547		
CITATION				APPLICANT				
MAY 1 1 2001	PTO-1449			S. Sidiropoulous FILING DATE 07-04-99		GROUP 2734		
				11 S 191191		273 4		
EXAMINER'S		T	J. IAILIT D		<u> </u>		FILING	DATE
INITIALS	PATENT NO.	DATE	NAME		CLASS 327	SUBCLASS		
L	5,614,855	03-25-97	Lee et al.		 	Dera		
	5,554,945	09-10-96	Lee et al.		327	PECE	IVE)
C	5,513,327	04-30-96	Farmwald et al.		395	MAY 2	2001	
(0)	5,485,490	01-16-96	Leung et al.		375	echnology C		
5,432,823		07-11-95	Gasbarro et al.		375			
							ļ	
			,					
		FOR	EIGN PATENT	DOCUMENTS				
EXAMINER'S	PATENT NO.	DATE	COUNTRY		CLASS	SUBCLASS	Translation Yes No	
INITIALS	PATENT NO.	- DAIL						
	To supply the strategies of plants	· spending times · 2.20000 · C. 500.	a . dayani	r, Title, Date, Per				
16	"A Semidigital Dual Delay-Locked Loop"; Stefanos Sidiropoulous; IEEE Journal of Solid- State Circuits, Vol. 32, No. 11, November 1997							
"A 2Gb/s/pin CMOS Asymmetric Serial Link"; Chang et al; 1998 Symposium on VLSI Circuits Digest of Technical Papers								
				<u> </u>				
EXAMINER	(Lee	eri 1	Crai	DATE CONSIDERE	D 5/	/5/03		

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

8085 1449A.FRM (8/95)